SFr. 168.00
€ 181.44
BTC 0.003
LTC 2.837
ETH 0.0562


bestellen

Artikel-Nr. 29140591


Diesen Artikel in meine
Wunschliste
Diesen Artikel
weiterempfehlen
Diesen Preis
beobachten

Weitersagen:



Autor(en): 
  • Ashok B. Mehta
  • System Verilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications 
     

    (Buch)
    Dieser Artikel gilt, aufgrund seiner Grösse, beim Versand als 3 Artikel!


    Übersicht

    Auf mobile öffnen
     
    Lieferstatus:   i.d.R. innert 14-24 Tagen versandfertig
    Veröffentlichung:  Oktober 2019  
    Genre:  Naturwissensch., Medizin, Technik 
     
    B / Circuits and Systems / Computer architecture & logic design / Electronic circuits / Electronic Circuits and Systems / Electronics / Electronics and Microelectronics, Instrumentation / Electronics engineering / engineering / Microelectronics / Microprocessors / Processor Architectures
    ISBN:  9783030247362 
    EAN-Code: 
    9783030247362 
    Verlag:  Springer International Publishing 
    Einband:  Gebunden  
    Sprache:  English  
    Dimensionen:  H 241 mm / B 160 mm / D 35 mm 
    Gewicht:  980 gr 
    Seiten:  548 
    Zus. Info:  HC runder Rücken kaschiert 
    Bewertung: Titel bewerten / Meinung schreiben
    Inhalt:
    This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and Functional Coverage. Readers will benefit from the step-by-step approach to learning language and methodology nuances of both SystemVerilog Assertions and Functional Coverage, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question 'have we functionally verified everything'. Written by a professional end-user of ASIC/SoC/CPU and FPGA design and Verification, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the modeling of complex checkers for functional verification and exhaustive coverage models for functional coverage, thereby drastically reducing their time to design, debug and cover. 

    This updated third edition addresses the latest functional set released in IEEE-1800 (2012) LRM, including numerous additional operators and features. Additionally, many of the Concurrent Assertions/Operators explanations are enhanced, with the addition of more examples and figures.

    ·         Covers in its entirety the latest IEEE-1800 2012 LRM syntax and semantics;

    ·         Covers both SystemVerilog Assertions and SystemVerilog Functional Coverage languages and methodologies;

    ·         Provides practical applications of the what, how and why of Assertion Based Verification and Functional Coverage methodologies;

    ·         Explains each concept in a step-by-step fashion and applies it to a practical real life example;

    ·         Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book.

      
     Empfehlungen... 
     System Verilog Assertions and Functional Coverage: - (Buch)
     Weitersuchen in   DVD/FILME   CDS   GAMES   BÜCHERN   



    Wird aktuell angeschaut...
     

    Zurück zur letzten Ansicht


    AGB | Datenschutzerklärung | Mein Konto | Impressum | Partnerprogramm
    Newsletter | 1Advd.ch RSS News-Feed Newsfeed | 1Advd.ch Facebook-Page Facebook | 1Advd.ch Twitter-Page Twitter
    Forbidden Planet AG © 1999-2024
    Alle Angaben ohne Gewähr
     
    SUCHEN

     
     Kategorien
    Im Sortiment stöbern
    Genres
    Hörbücher
    Aktionen
     Infos
    Mein Konto
    Warenkorb
    Meine Wunschliste
     Kundenservice
    Recherchedienst
    Fragen / AGB / Kontakt
    Partnerprogramm
    Impressum
    © by Forbidden Planet AG 1999-2024
    Jetzt auch mit LiteCoin bestellen!