Presents new and provable optimal solutions to a number of previously unsolved problems in minimizing the layout area of CMOS cells and cell arrays, an important aspect of integrated circuit design. Shows how these problems can be solved using exact algorithms, suitable for incorporation into comput